For solder joint reliability reasons, direct chip attach technology uses an underfill material to restrict the movement of the silicon die relative to the substrate due to differences in their coefficients of thermal expansion. Modeling the fatigue life of a solder joint assembled with this technology requires a shear strain versus applied shear stress relationship. The direct chip attach configuration can be modeled as a tri-layer lamination that bends and shears with temperature excursions from the stress-free temperature. The present analysis formulates an axisymmetric, tri-layer, elastic material stress model with finite radii for the silicon die and underfill layer and an infinite sized substrate layer. A closed form solution to the shear distributions at the interfaces and the bending of the lamination is presented. This solution is a function of the reactant forces exerted by solder joints and forms the basis of a fatigue life model.
Skip Nav Destination
Article navigation
September 1998
Technical Papers
Analysis of Bending and Shearing of Tri-Layer Laminations for Solder Joint Reliability
E. K. Buratynski
E. K. Buratynski
Bell Laboratories, Lucent Technologies, P. O. Box 900, Princeton N.J. 08542
Search for other works by this author on:
E. K. Buratynski
Bell Laboratories, Lucent Technologies, P. O. Box 900, Princeton N.J. 08542
J. Electron. Packag. Sep 1998, 120(3): 221-228 (8 pages)
Published Online: September 1, 1998
Article history
Received:
July 11, 1997
Revised:
February 20, 1998
Online:
December 5, 2007
Connected Content
A companion article has been published:
Analysis of Two-Phase Flow in Cryogenic Damper Seals—Part II: Model Validation and Predictions
Citation
Buratynski, E. K. (September 1, 1998). "Analysis of Bending and Shearing of Tri-Layer Laminations for Solder Joint Reliability." ASME. J. Electron. Packag. September 1998; 120(3): 221–228. https://doi.org/10.1115/1.2792626
Download citation file:
Get Email Alerts
Cited By
Computational Framework for Computational Fluid Dynamics Analysis of Loop Thermosiphon Based Embedded Cooling Systems
J. Electron. Packag (September 2025)
Flow Characterization of Capillary Underfill in Multi-Chip Heterogenous Integration Using Computational Fluid Dynamics
J. Electron. Packag (September 2025)
Related Articles
Shearing Deformation in Partial Areal Arrays: Analytical Results
J. Electron. Packag (March,1998)
Improved Analytical Estimate of Global CTE Mismatch Displacement in Areal-Array Solder Joints
J. Electron. Packag (December,1997)
Effect of Bond Layer on Bimaterial Assembly Subjected to Uniform Temperature Change
J. Electron. Packag (December,2011)
Extending the Fatigue Life of Solder Grid Array (SGA) Electronic Packages
J. Electron. Packag (March,2003)
Related Chapters
Crack(s) in a Rod or a Plate by Energy Rate Analysis
The Stress Analysis of Cracks Handbook, Third Edition
Structural Performance of Thermo-Active Foundations
Thermoactive Foundations for Sustainable Buildings
New Guidelines on Assessing the Risk of Fatigue Failure and Remaining Life of Ageing Pressure Vessels:
Ageing and Life Extension of Offshore Facilities